Forum Discussion

Honored Contributor

14 years ago

Problem with Triple Speed Ethernet sdc file

I met a problem where I compiled my design with the TSE IP core. The sdc file generated with the core use get_ports in the create_clock command. But my design instantiated the IP in my desig...

Altera_Forum

Honored Contributor

13 years ago

I'm not certain, but starting to suspect that the sdc file generated for the TSE MAC IP needs to be updated to follow the advice at this link, so that it will function properly in hierarchical system such as might be produced in QSYS, but maybe that update hasn't occurred yet?

http://www.altera.com/support/examples/timequest/exm-tq-reusable-clock-sdc.html

Forum Discussion

Problem with Triple Speed Ethernet sdc file

Recent Discussions

Issue with configuring EPCQ64A & Cyclone

Agilex5 A5EB013BB23BE4S BSDL

MAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No Connect

ASx4 Interface debug in MSEL=111 (JTAG mode)

Avalon-ST configuration with Agilex 3 fails