Forum Discussion

Honored Contributor

14 years ago

Problem Vhdl the process with Reset option

I have written VHDL code for VGA controller for spartan 3E board. The code simulates and works well without the reset and clk process in the code below. But after inserting the process(reset,clk) the...

Altera_Forum

Honored Contributor

14 years ago

Your first process says "on every clock, don't change the value of h_count or v_count" so that's what it does. Just ditch that first process and move the reset condition inside the others.

Mark.

Forum Discussion

Problem Vhdl the process with Reset option

Recent Discussions

Agilex 3 A3CZ100BM16AE7S – 3.3 V HVIO input always reads HIGH

There are distinct scratches on the BGA substrate, extending beneath the solder balls.

Thermal Model & Power Estimation for Agilex 7 - AGIB027R31B2I1V

Agilex 5 FPGA EMIF: sharing LPDDR4 reference clock between Bank 3A and Bank 3B

Check COD for EP4CE10F17C8N