Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Problem using ISSI's SRAM on Stratix IV GX

Hello everyone. Anyone had luck using the SSRAM provided on a Stratix IV GX Dev Kit (EP4SGX230KF40C2ES)? I think there is a huge lack of information by Altera by using this SSRAM module, o...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

What are the clock frequencies in the clock source and pll?

Print the configuration of the two tri-state component.

Did you set yourself the addresses in Qsys?

I think yes, try "Assign base addresses" in System in the toolbar of Qsys, save the Qsys system, re-compile and upload the .elf .