Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Problem using DDR3 bottom port with StratixIV EP4SGX230KF40C2

Hi, I'm trying to introduce with SOPC_BUILDER the DDR3 64 bits in my design, that also includes NIOS 2 and flash. Analysis and synthesis go well, but when I try to run the hello_world test on...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

It seems like you have an issue on Flash interface.

You might want to double check it. Since you set the reset vector on flash, CPU will try to access flash.

Also, I'm not sure about "no output". It you are saying no stdout, then check if you have jtag-uart in your SOPC and connected correctly. Then, check in the NIOS2 SBT or IDE that your software project is properly assigned the jtag-uart for stdout or stderr.