Forum Discussion
Altera_Forum
Honored Contributor
13 years agoAt risk of stating the obvious, your code must be RTL and may only use the subset of the language that is supported by your synthesis tool. Code written for simulation without regard for synthesis will generally not work in an FPGA.