Forum Discussion
Deva1998
New Contributor
4 days agoHi farabi,
Thanks for your valuable feedback.
So that means i can connect just a bleeder resistor to each power rail of FPGA and power down in any order(group1 may power down to 0V before Group3 on Power interruption)?
Also, Is there any time within which all voltages must reach 0V? or can i have a large bleeder res(1K) which will discharge slowly ~1S to reach 0V.
Thanks in-advance,
Deva
Farabi
Regular Contributor
1 day agoHello Deva,
If the power down ~1sec, its too slow. Basically power down sequence is just the reverse of power up sequence. Please make all the power rails ramping down not more than 100ms.
regards,
Farabi