Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorPort map verilog module in vhdl
How can I port map a verilog module/file in an VHDL top module? I've tried the normal VHDL way without any luck. Thanks for any help.
Altera_ForumHonored Contributor
Honored ContributorWhat do you mean for the normal VHDL way?
In Quartus there is no problem: you can use the functions in the File menu to create the VHDL component declaration template of a Verilog module (and vice versa). If you mean to mix VHDL and Verilog in ModelSim, this is not allowed in Altera Starter Edition, if I remember correctly.
