Altera_ForumHonored Contributor7 years agoplz help......Seqence recognizer error `timescale 1ns/ 1ps module tb_seqrec; reg rnRESET, rCLK, rX; wire wZ; seqrec seqrec0(.nRESET(rnRESET), .CLK(rCLK), .X(rX), .Z(wZ)); always ...Show More
Altera_ForumHonored Contributor7 years agoPost is exact duplicate of https://www.alteraforum.com/forum/showthread.php?t=58911
Recent DiscussionsMAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerMax10 FPGA Programming with .pof fileAbout ALTIOBUF simulationDifferent FPGA model shows: DEV-AGM039EA