PLL Phase-locked loop clock detection

Agelix 7 series chip hard ip is used to complete the project. Now the incoming clock is used as the special clock for transceiver, and the outgoing clock through syspll is also a special clock. Now w...