PLL comensate issue

Hi dears: I am using ArriaGX devices. For some reason, the FPGA only has one input clock, which is input from one of the FPGA's transceiver reference clock pins. So when I implement pll in...