Forum Discussion

Honored Contributor

18 years ago

PLL clock input freq range

Hi All , I have a question about PLL clock input freq range In the Fitter report , we can see the suggested range of Input Freq What will happen if the actual input frequency is out of that...

Altera_Forum

Honored Contributor

18 years ago

Here: http://www.altera.com/literature/lit-stx2.jsp

Look for AN367: implementing PLL reconfiguration in Stratix II devices

I learn about the PLL reconfiguration from this document. It is very useful.

Forum Discussion

PLL clock input freq range

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts