Altera_ForumHonored Contributor18 years agoplease explain use of set_output_delay In thread : http://www.alteraforum.com/forum/showthread.php?t=1326 (http://www.alteraforum.com/forum/showthread.php?t=1326) Brad wrote: " output delay max = board delay (max) - board clock ...Show More
Altera_ForumHonored Contributor18 years agoThanks gee, yes this helps from the set_output_delay point of view. Many thanks, D.
Recent DiscussionsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams Authentication