Altera_Forum
Honored Contributor
13 years agoplace and route data output
Hello, Given a design in verilog, is it possible to view the routing information of my design on an fpga? What I'm after is placement information (which LE blocks are connected to eacho...