JSLYNew Contributor4 years agoPin Planner does not have all options Pin Planner and Assignment Editor do not have all the options available for I/O pins. like Pullup / Pulldown, Terminator Resistor, Bus Hold, Open Drain, Current Drive, DDR etc. Where does one go ...Show MoreFitterWarnings.png202 KB
AminT_IntelRegular Contributor4 years agoHello, May I know which FPGA device are you using? Thank you.
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew