Forum Discussion
Altera_Forum
Honored Contributor
12 years agoFor a copper based Ethernet the PHY can't be created inside the FPGA because it has an analog driver part that you can't reproduce with the FPGA hardware.
For an optical connection, you need first to check what kind of signal standard the optical driver is using, to see if it is compatible with the available I/O standards on the FPGA. If this works you shouldn't have any problem implementing the transmission part in HDL. I'm not so sure about the receiving part, especially the clock recovery process. I don't really know the optical Ethernet specification so I can't help you on that one.