phase between 2 PLL's in different FPGA

in phase,as asked, involves a fixed relation. Actually they are initialized to an arbitrary phase difference, that should be maintained until a PLL reset or a reconfiguration. The phase difference depends e.g. on the POR timing and shouldn't be expected as stable. A synchronous, reset of both PLLs can possibly achieve a fixed phase relation. If you are using FPGA with dynamic phase shift option (e.g. Cyclone III), you can implement a simple logic, that synchronizes one PLL to another on Init and than freezes this phase relation.