Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

PCIe master transfers from dedicated dual-ported memory

Has anyone tried interfacing the PCIe master logic to a dedicated dual ported memory block? So you'd tell the logic the address in the dual ported memory, the PCIe address (64bit), the transfer ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

I can only answer one of your questions.

If a dma controller does an Avalon master transfer to the PCIe Avalon slave (PCIe master) then it does generate large TLP.

I don't actually know how the transfer (or burst) length gets to the PCIe block.

To my mind it would be much easier if the PCIe master interface had an embedded dma controller.

We were fortunate in our previous design that the ppc processor (at the other end of the PCIe link) did have such a dma controller.