PCB Design Guidelines

Question

I am planning to design a Cyclone III board for a storage system. How do I determine the decoupling capacitor needed to accommodate the core power and IO switching characteristic? By the way, how can I determine the Core and IO current consumption? Is there any recommendation on power supply design, for example like choosing between LDO and switching regulator? I couldn't find any recommended decoupling capacitor in the handbook. Has anyone done any FPGA board design can advise here?

altera_forum · Answer

Try the following link

www.altera.com/board (http://www.altera.com/technology/signal/board-design-guidelines/sgl-bdg-index.html)

It has very good general board design guidelines and will provide some insight into the choice of decoupling capacitor

Also at the back of the following document there are design guidelines for board layout for a Cyclone III device

http://www.altera.com/literature/dp/cyclone3/pcg-01003.pdf

Hope this helps

altera_forum · Answer

Thanks Wizard. That website is really informative.

altera_forum · Answer

In addition, you can use Altera Early Power Calculator tool to estaimate the current consumption of your design.

altera_forum · Answer

Hello

In case of ceramic SMD capacitors use with dielectric X7R or NPO (sometimes called COG). These determines bahavior of capacitor for different temperature, but additionaly these capacitors have higher self resonant frequency which determines when capacitor acts like coil.

Below some materials.

http://www.murata.com/emc/knowhow/pdfs/te04ea-1/12to16e.pdf

Best regards

altera_forum · Answer

Additionally, if you're in the San Jose region, you can attend Altera's free transceiver workshop:

http://www.altera.com/sjworkshop

where you will learn how to design for serial links and use board design tools.

Forum Discussion

PCB Design Guidelines

5 Replies

Recent Discussions

Worst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)

Agilex5 - Timings configuration

10M04SCU169I7G issue.

HDMI example design errors with Agilex 7

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy