Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Pausing target processor not responding in stratix 2

Hi all, Im a new user in FPGA board. Currently i have a problem regarding my project. I able to generate and download my .sof file into my fpga board without any error. Then i also manage to bu...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

The CPU clock is working and the reset pin is set to pin_aa15. The design is working when i use "on chip memory" but i have that error when i add DDR SDRAM.