Outputs states during boot

Hello, We work on MAX10 intel FPGA 10M40DAF484C8G. When we power up the FPGA, all outputs go to high state level during the boot sequence. Is there a possibility to hold all outputs to tri state...