Altera_ForumHonored Contributor12 years agooutput to header on DE0-nano cyclone IV E DE0-nano FPGA identifies header output as example GPIO_2 header JP1 as Pin 5. I have used the DE0-nano FPGA system generator to set the project. I used the .bdf file system to create the cod...Show More
Recent DiscussionsCannot access SSLC portal for Questa LicenseWhy does PTA show zero W for F-tiles in Hierarchical Design EditorFPGA ECCN RequestAGRW027R28A2I2V Thermal ModelAGMF039R47A1E2V Compact Thermal ModelSolved