Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

output to header on DE0-nano cyclone IV E

DE0-nano FPGA identifies header output as example GPIO_2 header JP1 as Pin 5. I have used the DE0-nano FPGA system generator to set the project. I used the .bdf file system to create the cod...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

If you have a look at the board schematics you should see which FPGA pin the CPIO_02 signal is connected to.