Output file in Verilog

Hi there I need your help!! I have to write test-bench results in an output file in verilog. I'm a beginner so I heve no idea how to do this. thanks in advance GP