One Sample Delay Code

I have a 13 bit bus singal with a reference clock, each 13-bit represents a sample sychronized with the rising edge of the reference clock,any idea (vhdl code) on how i can achive 1 sample delay?