On-Chip Memory Access

I am currently designing a dual processor system. One of the processors is a NIOS and the other is external to the FPGA and is a Freescale Coldfire. I have a requirement for both of the proces...