noise in the signal acquisition

--- Quote Start ---

no solutions yet?

--- Quote End ---

The original poster didn't report, how he wanted to guarantee a correct timing when reading the ADC output signal. The classical timing analysator offers only limited means to achieve this. A more empirical approach besides specifying the ADC timing correctly with TimeQuest is to implement a phase shifted clock supplying the ADC adjust it for maximum timing margin.