Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

New to VHDL. Question about Wait for, After (ns) statements.

Hi, I'm going through "Learning VHDL by example" and the author is using statements like: c <= a AND b after 10 ns; and also... wait for 10 ns; Now when I actually program this in...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Those statements are ignored by the synthesizer, because as waiyung says they can't be mapped to real hardware. AFAIK the Quartus simulator simulates the output of the synthesizer and not the original code, so it will ignore it too.

You can use Modelsim if you want to have a full featured VHDL simulator.