Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

negative clock skews

Hi guys, Having a negative clock skew at the output registers of around -5ns when working at 225Mhz. One reason maybe that i am not assigning the clock pin to a dedicated clock pin in FPGA o...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Not using a dedicated clock pin is the likely cause.

General I/O pins can't drive the low skew global/clock networks.

There isn't much guidance to give. You just need to choose one of the Dedicated Clock pins in the Pin Planner and assign the clock signal to it.