Altera_ForumHonored Contributor13 years agoNeed help with Verilog sending values I failed to send values between 2 modules. Please help me fix it: // top.v module top; src s( .value (value) ); wire value; des d( .value (value) ); endmodule // src.v module src(value); out...Show More
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information