Altera_ForumHonored Contributor13 years agoNeed help with Systemverilog I got these errors. Please help. :) module test; string s; byte queue; endmodule Error (10911): SystemVerilog Unsupported Feature error at test.sv(7): Integrated Synthesis does...Show More
Recent DiscussionsDifferent FPGA model shows: DEV-AGM039EAJTAG Chain Broken on Agilex 7-I Dev KitASx4 Interface debug in MSEL=111 (JTAG mode)Request for REACH 253 Substance CertificateQuartus Pro simulation libraries for Riviera ProSolved