Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

nconfig during JTAG Programming on FPGA MAX 10

Hello to everyone, does anybody know what happen if the nConfig signal goes low during JTAG (ISP) Programming on FPGA MAX 10? On the "MAX 10 FPGA Configuration User Guide" is written that the...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

I've resolved the problem: i have the EK-10M08E144ES/P kit that offers the possiblity to assert the DEV_CLRn signal and nConfig signal through two buttons (SW1 and SW2).

If I program the Max 10 through JTAG and assert the DEV_CLRn signal or nConfig signal (or both) during programming, the programming proceeds without problems either in RAM (.sof file) or flash (.pof file).

Bye