Multistage pipelined multiplexer

Hello, My design has to switch between four - 128 bit wide buses. Using a simple coded mux (even with registered inputs and outputs) causes Fmax to drop to unacceptable levels. I'm thin...