Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Multiplexer Output Glitching

Hi all, I'm having trouble multiplexing a number of signals without the output glitching. The following 4 to 1 multiplexer with all the inputs connected to 1 shows the issue: module mult...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

I don't see that equation glitching in my project. I compiled and simulated the project for different families and get different results in the gate level simulation (and that is not exactly the real world ...)

If you really need 'full' asynchronous behaviour, you will need to use 'full' asynchronous design procedures.