Forum Discussion
Altera_Forum
Honored Contributor
12 years ago --- Quote Start --- The ADC can output the data over 2 lanes, halving the speed requirements to only 480 MBit/s which can be handled, hands down, by a simple deserialiser, using the DCO as the main clock. In a project, a couple of years back now, I deserialised 4 octal ADCs running 50 MHz or 600 MBit/s on an EP2C8F256-C6N. No need for calibration. --- Quote End --- Hi josyb, Did you process the FCO as normal data channel? Otherwise, i don't know how to align the data frame!