Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

multiple clock domain instruction

Hi, guys, I am now studying the document named "building systems with multiple clock domains" which is in Quartux II Handbook, Volume 4. in page 11-8, it says that I need to find something...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

--- Quote Start ---

standard is the design name for which ever device you are targeting, and the bdf should be in that directory. did you check:

<Nios II EDS install path>\examples\<verilog or vhdl>\<board

version>\standard

--- Quote End ---

thanks for the reply. Exactly, there is such a directory! I thought the bdf file might be there after I generated the updated system using SOPC builder; however, it is not there!! :confused:

where else can i check? thank you