multiple clock domain instruction

Hi, guys, I am now studying the document named "building systems with multiple clock domains" which is in Quartux II Handbook, Volume 4. in page 11-8, it says that I need to find something...