Altera_ForumHonored Contributor12 years agomSGDMA ST->MM fills FIFO immediately Hi, I would like to use mSGDMA in my application but it behaves differently from what I would expect. Currently, I have a Avalon ST source module connected to mSGDMA write master, controlled by...Show Moremsgdma_st_write.jpg290 KB
Altera_ForumHonored Contributor11 years agoAh ok, thank you for the clarification. I had misunderstood.
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information