Altera_ForumHonored Contributor12 years agomSGDMA ST->MM fills FIFO immediately Hi, I would like to use mSGDMA in my application but it behaves differently from what I would expect. Currently, I have a Avalon ST source module connected to mSGDMA write master, controlled by...Show Moremsgdma_st_write.jpg290 KB
Altera_ForumHonored Contributor12 years agoAh ok, thank you for the clarification. I had misunderstood.
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10