Modling a State Machine in VHDL ... with trouble memorizing variables

Hi, I'm trying to make a state-machine wich remains in one of the states until one of the variables goes from zero to one three times. I assume it should be quite simple, but after some days I ...