Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Modling a State Machine in VHDL ... with trouble memorizing variables

Hi, I'm trying to make a state-machine wich remains in one of the states until one of the variables goes from zero to one three times. I assume it should be quite simple, but after some days I ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Your code is unreadable, because you're mixing original spanish and translated signal and state names. Please post either your original or another consistent code.