minimum system clock required

Dears, I'm making a SPI interface in FPGA to interface with the SPI interface of a processor. The details as below: • SPI of processor will always act as master. Slave for FPGA. • SPI Clk: 25mhz...