Minimum clock period for Cyclone IVE in the Fast1200mV0c model restricted to 2.899ns

Designing a LVDS receiver (4 channels, deserialization factor = 8, Clock Input = 100MHz, Data Rate = 800Mbps) in Cyclone IV E device EP4CE40F23C6 does not meet the timing requirement in the Fast 1200...