Forum Discussion
Altera_Forum
Honored Contributor
16 years agoHi
I observe that when I instantiate memory in verilog code ( reg [7:0] int_mem [0:1024] then modelsim shows memory content in ascending order while memory used in Altera FIFO display in descending order. So it look like dependent on memory declaration technique. Regards, Hardik Sheth