Altera_ForumHonored Contributor10 years agoMeasuring delay from a PLL output to an FPGA pad Hi I have a PLL with two outputs: c0 & c1. The clock c0 feeds logic. The clock c1 goes to an external FPGA pin & feeds an external device. How can I measure delay between that PLL output ...Show More
Altera_ForumHonored Contributor10 years agoyes, if the clock is not connected to any register, it would be consider normal routing.
Recent DiscussionsCyclone 10 LP's Extended Industrial partsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredQuartus Pro simulation libraries for Riviera ProLTC Connector DE10-Standard FPGAInquiry regarding purchasing FPGA licenses