Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

May I use ddr3 uniphy without RDN and RUP

Hello,

I have designed a project using DDR3 uniPHY to test a SODIMM.

When testing, 'local_cal_success', 'local_cal_fail', and 'local_init_done' never asserted. It seems that the uniPHY or the SODIMM didn't work.

When I sent read request command, the 'avl_ready' was asserted, but uniPHY gave no 'avl_rdata_valid' signal.

I review the hardware schematic provided by my partner, and note that the FPGA has no RDN or RUP resistor connected. Is this the reason which prohibit the uniPHY core from working?

3 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    ALTMEMPHY could work without OCT. But, unfortunately, ALTMEMPHY can only support ArriaII GX. What I used is EP4SGX70HF35

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    &The question refers to Stratix IV hardware features, not DDR 3 IP. If it's right that uncalibrated OCT isn't supported by the device family, as suggested my the manual, you have a problem.

    Arria II GX can't work with DDR 3 memory modules due to missing write levelling, by the way. The DDR 3 support is limited to individual memory chips connected in balanced tree topology.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    --- Quote Start ---

    &The question refers to Stratix IV hardware features, not DDR 3 IP. If it's right that uncalibrated OCT isn't supported by the device family, as suggested my the manual, you have a problem.

    Arria II GX can't work with DDR 3 memory modules due to missing write levelling, by the way. The DDR 3 support is limited to individual memory chips connected in balanced tree topology.

    --- Quote End ---

    Thank you for reply. The info is important.