Design objective is to allow remote configuration update over ethernet with MCU. Is there a reference design or recommended method for this type of configuration?

I'm unaware of a reference design. However, there is a recommended method for doing this. It's covered in detail in the 'max 10 fpga configuration user guide (https://www.altera.com/en_us/pdfs/literature/hb/max-10/ug_m10_config.pdf)' - see the 'remote system upgrade in dual compressed images' section. This also refers to the 'remote system upgrade for max 10 fpga devices over uart with the nios ii processor (https://www.altera.com/en_us/pdfs/literature/an/an741.pdf)' app note. Whilst you're not looking to deliver the update over UART, the same principle and methodology can be applied. Cheers, Alex

Alex - thanks for post, -reviewed the reference info you mentioned. Was hoping there was a possible option using external spi flash, where the spi flash would sit between the mcu and the fpga. This would allow the mcu to load spi flash, and then signal the fpga to load from the spi flash. This is kind of a common method with some other devices which are designed to load from external spi. Thanks -Bob

--- Quote Start --- This is kind of a common method with some other devices which are designed to load from external spi. --- Quote End --- Indeed - I can see a scheme like this working for some of these "other devices". However, MAX10 doesn't support boot from an external FLASH. Internal FLASH or JTAG only for MAX10. Cheers, Alex

Is there a protocol for jtag programming of the max 10?

Yes - sure there is. However, Altera don't publish it. You might consider using Serial Vector Format (SVF) files, which Quartus can generate and can be 'played' through any JTAG programmer. However, if you're considering writing your own JTAG 'player' to configure your device you're in for a bumpy ride. If you want to remotely update your MAX10 device I strongly recommend you stick to the methods Altera recommends. Cheers, Alex

MAX10 remote configuration with MCU | Altera Community

15 Replies

Altera_Forum
Honored Contributor
8 years ago
Hi Alan Ismail,

I'm very interested in your website explaining how to upgrade the MAX10 FPGA over EtherCAT.
Is there any Open Source sharing VHDL or Verilog about this part? I did't found on the website.(https://embeddedfpgadesign.wordpress.com)
I'm also using EtherCAT but try to implement this solution without FPGA1 intermadiate.
Please can you help me ASAP?

Thanks,
Altera_Forum
Honored Contributor
8 years ago
There are some reference designs in Altera/Intel reaources that you can download. Updating via EtherCAT is not much difference to other protocol, as long as you have proper EtherCAT slave stack implemented on your microp you will get the data in ET mailbox. From there it is just a matter of writing a small controller to control the Erase & Write of CFM flash. You can pm me & I'll be glad to give additional pointers
Altera_Forum
Honored Contributor
8 years ago
Ok Thank you I'll see it.
Altera_Forum
Honored Contributor
8 years ago
@AlanIsmail

In the original NIOS based design, I see some bit manipulating before writing to the flash (get_word_bitswap). Do you do these manipulations at the MCU side? Thanks.
Altera_Forum
Honored Contributor
8 years ago
--- Quote Start ---
@AlanIsmail

In the original NIOS based design, I see some bit manipulating before writing to the flash (get_word_bitswap). Do you do these manipulations at the MCU side? Thanks.
--- Quote End ---

The word_bitswap can be done in MCU or FPGA. I believe the swap is to ensure data format matches the Flash native data format

Forum Discussion

MAX10 remote configuration with MCU

15 Replies

Recent Discussions

Cyclone 5 SoC FPGA Bank Supply Prerequisite

AGILEX 5 Migration issue

To INTEL - Request for Compliance Data from Analog Devices, Inc

Arria 10 GX RX max intra-differential pair skew

MAX10 Bitstreams Authentication