Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Max10 PCB Layout - Unused Pins

Hello, I am building my first from-scratch FPGA project. I’m using a Max10 10M02SC 153-MBGA, but my design is really simple. I really only need to use one bank because I only need about 16 I...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Right, ok. My design is pretty forgiving, so that might still work. But I will check it out.

If I do use the internal clock, can I just set the CLKn, CLKp, DPCLK, and PLL_CLK pins to weak pull up? Also for the CONFIG_SEL and CRC_ERROR pins (I'm programming with JTAG)?

Thanks again,

Robert