MAX10 LVDS

Question

Hello,
I'm considering using the HS LVDS interface on MAX10 device, not constantly but with time division, al follows:
Applying the LVDS Clock for T1 time, and transferring Data after the link is established (after PLL is locked, data alignment, etc.), Then following with "sleep time" (no Clock or Data) for T2 time, and all over again.
The rising questions are:
1. Will the MAX10 function properly (The intended operation is to apply a constant Clock, and not as I described).
2. What is the minimum / maximum PLL lock time in the MAX10 device?

Thanks!
Max

amint_intel · Answer

Hello,

1. It sounds like it will be working fine.

2. You can find PLL specification from page 26 of this link: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_datasheet.pdf

Thank you.

amint_intel · Answer

We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Forum Discussion

MAX10 LVDS

2 Replies

Recent Discussions

Part Status request

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

IBIS models GTS banks agilex 5E