Altera_ForumHonored Contributor10 years agoMAX10 FPGA versus Cyclone V Hi, I wrote some VHDL code for the Cyclone V FPGA with ALTLVDS_RX function. Can I use the same code for the MAX10 FPGA? Regards.
Altera_ForumHonored Contributor10 years ago --- Quote Start --- Why don't you try it? --- Quote End --- yeah.... just change the device selection and spend a little bit of time to see what is the compilation result.
Recent DiscussionsTiming Slacks inside Altera IPPart Status requestAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation DiscrepancyVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger