tboroNew Contributor1 year agoMAX10 ALTPLL_RECONFIG wrong frequency Hello all, I have created a test design running on 10M08 Evaluation Kit. Its task is to alter the PLL output frequency and provide it to output pin. The fin is 50MHz from the onboard clock source. T...Show More
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsJTAG Chain Broken on Agilex 7-I Dev KitQuestionQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?