Thanks for your response @FvM
I've attached the vhdl code generated by the Platform Designer and all the submodules associated with it.
Is it possible the Platform Designer is incorporating too many submodules?
Are there sections of it I can delete?
Thanks again