Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

MAX V CPLD IO Pin value

Hi,

We are using MAX V CPLD 5M1270ZT144I5 for our project.

We would like to know the default value (high, low or high impedance) of the max v cpld (5M1270ZT144I5 ) io pins when powered on without programming the CPLD.

Is there any possibility to drive the IO pins to high impedance when powered ON without programming the CPLD?

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    As with other Altera chips, the unprogrammed state and state during configuration phase is "Input with weak pull-up". It can't be changed.